Exhibit A to Response to Office Action:

Class Notes from vco.ett.utu.fi/courses/ETT_2015/kalvot/luento4.pdf

Computer Architecture and Engineering **CS152**

Lecture 5: Cost and Design

September 10, 1997

Dave Patterson (http.cs.berkeley.edu/~patterson)

lecture slides: http://www-inst.eecs.berkeley.edu/~cs152/

Integrated Circuit Costs


Die cost =

Wafer cost

Dies per Wafer * Die yield

Dies per wafer ~ eff Wafer Area

Die Area



Die Cost is goes roughly with the cube of the area.

1 Defects_per_unit_area * Die_Area